Validation of processor timing models using cycle-accurate timing simulators

Alban GRUIN Thomas CARLE Christine Rochange Pascal SAINRAT July 11th, 2023

Irit, Univ. Toulouse III Paul Sabatier, CNRS







The need for precise and accurate timing models

• We require accurate models for WCET analysis and timing anomalies detection

Formal pipeline models, based on predicate logic

- \cdot Introduced in SIC¹, reused in MINOTAuR² and Vicuna³.
- Based on instruction progress in the pipeline
 - Instructions are associated to a stage and a latency.
 - *cycle*(c) function to get the next pipeline state.
- \cdot These models allow proofs on the timing behavior of the processor
 - Timing-anomaly free processors!

¹Hahn and Reineke, 2018
 ²Gruin, Carle, Cassé, and Rochange, 2021
 ³Platzer and Puschner, 2021

The Ariane/CVA6 (and MINOTAuR) core



Example of timing models: (excerpt from) the MINOTAuR core i

 $c.ready(i) := (c.stq(i) \neq pre \land \neg c.pending(i, branch) \land pwrong(i))$ $\lor (c.cnt(i) = 0 \land c.isnext(c.stq(i), i))$ $\wedge (c.stq(i) = PC \Rightarrow (ichit(i))$ \lor (\neg c.pending(i, branch) \land \negc.pending(i, load) $\land \neg$ c.pending(i, store) $\land \neg$ c.pending(i, atomic)))) $\wedge (c.stq(i) = IS \Rightarrow (opc(i) \notin \{load, store, atomic\} \Rightarrow \neg c.pending(i, csr))$ $\land (opc(i) \in \{mul, div\} \Rightarrow \neg c. pending(i, div))$ $\wedge (\forall j < i . dep(i, j) \Rightarrow c.stq(j) \square_{S} CO))$ $\land (c.stq(i) = LSU \Rightarrow (opc(i) \in \{store, atomic\} \land \neg c.pending(i, atomic))$ \lor (opc(i) = load \land (\neg c, pending(i, store) $\land \neg$ c, pending(i, atomic)))) $c.free(s) := s \in \{ALU, MUL_1, CSR, MUL_2, CO, post\}$ \lor ($s \in \{$ IF, IS, LSU, SU $\} \land c.slot(s))$) \lor ($s \in \{PC, ID, DIV, LU, ST\} \land ((\neg \exists j. c.stq(j) = s) \lor (\exists j. c.stq(j) = s \land c.ready(j) \land c.free(c.nstq(j))))$) \lor ($\exists i.c.stq(i) = s \land pwronq(i) \land \neg c.pendinq(i, branch)$)

$$\begin{split} c.ready(i) &:= (c.stg(i) \neq pre \land \neg c.pending(i, branch) \land pwrong(i)) \\ &\lor (\underbrace{c.cnt(i) = 0 \land c.sinext(c.stg(i), i))}_{\land (c.stg(i) = PC \Rightarrow (ichit(i))} \\ &\land (c.stg(i) = PC \Rightarrow (ichit(i))_{\land (c.pending(i, branch) \land \neg c.pending(i, load) \land \neg c.pending(i, store) \land \neg c.pending(i, atomic)))) \\ &\land (c.stg(i) = IS \Rightarrow (opc(i) \notin \{load, store, atomic\} \Rightarrow \neg c.pending(i, csr))_{\land (opc(i) \in \{mul, div\} \Rightarrow \neg c.pending(i, div))} \\ &\land (\forall j < i. dep(i, j) \Rightarrow c.stg(j) \sqsupseteq s CO)) \\ &\land (c.stg(i) = LSU \Rightarrow (opc(i) \in \{store, atomic\} \land \neg c.pending(i, atomic)))_{\lor (opc(i) = load \land (\neg c.pending(i, store) \land \neg c.pending(i, atomic))))) \end{split}$$

Example of timing models: (excerpt from) the MINOTAuR core iii

 $\begin{aligned} c.ready(i) &\coloneqq (c.stg(i) \neq pre \land \neg c.pending(i, branch) \land pwrong(i)) \\ &\lor (c.cnt(i) = 0 \land c.isnext(c.stg(i), i)) \\ &\land (c.stg(i) = PC \Rightarrow (ichit(i) \\ &\lor (\neg c.pending(i, branch) \land \neg c.pending(i, load) \land \neg c.pending(i, store) \land \neg c.pending(i, atomic))))) \\ &\land (c.stg(i) = IS \Rightarrow (opc(i) \notin \{load, store, atomic\} \Rightarrow \neg c.pending(i, csr)) \\ &\land (opc(i) \in \{mul, div\} \Rightarrow \neg c.pending(i, div)) \\ &\land (\forall j < i. dep(i, j) \Rightarrow c.stg(j) \sqsupseteq s \text{ CO})) \\ &\land (c.stg(i) = LSU \Rightarrow (opc(i) \in \{store, atomic\} \land \neg c.pending(i, atomic))) \\ &\lor (opc(i) = load \land (\neg c.pending(i, store) \land \neg c.pending(i, atomic)))) \end{aligned}$

Example of timing models: (excerpt from) the MINOTAuR core iv

 $\begin{aligned} c.ready(i) &\coloneqq (c.stg(i) \neq pre \land \neg c.pending(i, branch) \land pwrong(i)) \\ &\lor (c.cnt(i) = 0 \land c.isnext(c.stg(i), i)) \\ &\land (c.stg(i) = PC \Rightarrow (ichit(i) \\ &\lor (\neg c.pending(i, branch) \land \neg c.pending(i, load) \land \neg c.pending(i, store) \land \neg c.pending(i, atomic)))) \\ &\land (c.stg(i) = IS \Rightarrow (opc(i) \notin \{load, store, atomic\} \Rightarrow \neg c.pending(i, csr)) \\ &\land (opc(i) \in \{mul, div\} \Rightarrow \neg c.pending(i, div)) \\ &\land (\forall j < i. dep(i, j) \Rightarrow c.stg(j) \sqsupseteq S \text{ CO})) \\ &\land (c.stg(i) = LSU \Rightarrow (opc(i) \in \{store, atomic\} \land \neg c.pending(i, atomic))) \\ &\lor (opc(i) = load \land (\neg c.pending(i, store) \land \neg c.pending(i, atomic))))) \end{aligned}$

$$\begin{split} c.free(s) &:= s \in \{\text{ALU, MUL}_1, \text{CSR, MUL}_2, \text{CO, } post\} \\ & \quad \lor (s \in \{\text{IF, IS, LSU, SU}\} \land c.slot(s)) \\ & \quad \lor (s \in \{\text{PC, ID, DIV, LU, ST}\} \land ((\neg \exists j \, . \, c.stg(j) = s) \lor (\exists j \, . \, c.stg(j) = s \land c.ready(j) \land c.free(c.nstg(j))))) \\ & \quad \lor (\exists i \, . \, c.stg(i) = s \land pwrong(i) \land \neg c.pending(i, branch)) \end{split}$$

- These models can be tedious to write, and may not be correct wrt. the actual core.
- Hardware descriptions are complex.
 - + MINOTAuR \rightarrow ~75.000 lines of SystemVerilog...
- Datasheets are imprecise at best.
- The whole process is not very robust.

Validation methodology based on simulation, with a test approach

- Simulation infrastructure for processor models
- Description language for formal processor models
- Simulator compiler

Validation workflow overview



Trace kind	Contents
Icache Dcache reads	Addresses, opcodes, timings, cancellations of accesses Timings and cancellations
Dcache writes, divisions Control flow	Timings Cycles at which a misprediction happens
Commit	Address, commit cycle

Experimental evaluation on the MINOTAuR processor

- Tried our workflow on the TACLe benchmark suite and CoreMark.
 - Took 2 days to generate all traces from the processor
 - Validated our model against the benchmarks in ~1h
- Found several issues.
- After fixing the model, the simulator generates the same commit trace as the processor.

WaW and RaW data dependencies are handled differently

- · In the model: $\forall i < j$. $dep(i, j) \Rightarrow c.stg(j) \sqsupseteq_{\mathcal{S}} co$
 - I.e. if there is a data dependency between instructions i and j, it will be resolved when the older instruction has completed its execution.
 - True for RaW hazards, not for WaW hazards: writes must be committed before reusing a register.
- Fix:

 $\forall j < i.(dep_{WaW}(i, j) \Rightarrow c.stg(j) \square_{\mathcal{S}} co) \\ \land (dep_{RaW}(i, j) \Rightarrow ((opc(j) = csr \land c.stg(j) \square_{\mathcal{S}} co) \lor (c.stg(j) \square_{\mathcal{S}} co)))$

The LU stalls for one cycle after a cache miss

• In the model:

 $s \in \{PC, ID, DIV, LU, ST\} \land ((\neg \exists j.c.stg(j) = s) \\ \lor (\exists j.c.stg(j) = s \land c.ready(j) \land c.free(c.nstg(j))))$

• Fix: create a special case for the LU, taking the cache hit into account.

 $s = LU \land ((\neg \exists j. c.stg(j) = LU))$ $\lor (\exists j. c.stg(j) = LU \land c.ready(j) \land c.free(c.nstg(j)) \land dchit(j)))$

CSR do not prevent arithmetic instructions to be issued

(Semi-)automatic generation of timing simulators

- Going from predicate logic to a reasonably fast programming language manually (eg. C++) is also error-prone and time consuming.
- We designed a special-purpose description language to encode predicate logic.
 - Syntax close to OCaml and to the predicate logic used.
 - Functional (predicates used do not mutate anything).
 - Compiled to C++.

Simulator generation workflow overview



- Implements enough constructs to implement MINOTAuR's model.
- Data types (integers, lists, tuples, user-defined enumerations).
- Partial orders on user-defined enumerations.
- · User-defined functions and recursive functions.
- Types are inferred by the compiler.
- Sufficient for MINOTAuR (and SIC).

set stage = | Pre | IF | ID | IS | ALU | LSU | CO | Post
order stage as s = Pre < IF < ID < IS < {ALU, LSU} < CO < Post</pre>

Compilation to C++

```
// forall j in c, stg(c, j) = s -> j < i
bool tmp0 {true}:
for (unsigned int j {0}; j < c.size(); ++j)</pre>
    tmp0 = tmp0 & (j < i || !(stg(c, j) == s));
// exists j in c, stg(c, j) = s -> j < i
bool tmp1 {false};
for (unsigned int j {0}; j < c.size(); ++j)</pre>
    tmp1 = tmp1 || (j < i || !(stg(c, j) == s));</pre>
// \#\{i \text{ in } c \mid stg(c, i) = s \rightarrow i < i\}
unsigned int tmp2 {0}:
for (unsigned int j \{0\}; j < c.size(); ++j) {
    if (j < i || !(stg(c, j) == s))
        ++tmp2:
```

- In our language, everything is an expression (not the case in C++).
- Bounds for limited lists, provided by the caller.

Building blocks are provided

- Trace readers, using lazy-loading if traces do not fit into working memory.
- Template for the cycle() function.
 - It must be able to compute bounds for traces.

Conclusion

- We introduced a workflow to validate processor timing models
 - Uses actual execution traces (obtained eg. using a cycle-accurate simulator)
 - Replays instruction traces and compares the result and commit trace
 - Developed a description language to simplify the transcription process
- Applied it on an existing, timing-predictable processor (MINOTAuR)
 - Found and fixed several issues in the model
 - Our model now conforms to the actual MINOTAuR core, at least on the benchmarks we used
- Future work
 - Automatic Coq generation
 - More complex models (OoO)

Thank you!

- A. Gruin, T. Carle, H. Cassé, and C. Rochange. Speculative execution and timing predictability in an open source RISC-V core. In *IEEE Real-Time Systems Symposium (RTSS)*, 2021.
- S. Hahn and J. Reineke. Design and analysis of SIC: A provably timing-predictable pipelined processor core. In *IEEE Real-Time Systems Symposium (RTSS)*, 2018.
- M. Platzer and P. Puschner. Vicuna: A timing-predictable RISC-V vector coprocessor for scalable parallel computation. In 33rd Euromicro Conference on Real-Time Systems (ECRTS 2021), 2021.