Warp-level CFG construction for GPU kernel WCET analysis

L. Jeanmougin¹ P. Sotin² C. Rochange¹ T. Carle¹

¹IRIT - Univ. Toulouse 3 - CNRS, France

²IRIT - Univ. Toulouse 2 - CNRS, France

WCET workshop, July 2023





- Graphical Processing Units combine massive parallelism and versatility
- Embedded systems could benefit from the high throughput of GPUs (e.g. Autonomous Vehicles)
- Safe WCET calculation techniques are required for GPUs to be used in safety-critical real-time systems
- The WCET techniques for GPUs are still immature

SIMT execution semantics



SM : Streaming Multiprocessor

Offloading of a kernel program from CPU to GPU

- GPU programs are called kernels
- The CPU requests the execution of a kernel to the GPU

SIMT execution semantics



Thread Block composition

Thread Block:

- Dispatched to one SM
- Composed of one to multiple warps

Warp:

- Fixed number of threads
- Unique Program Counter
- Lockstep execution
- Smallest schedulable unit







A CFG building technique to describe the execution of a warp :

- Description of the thread divergence on NVIDIA Pascal GPUs
- Analyse the Pascal SASS in order to derive a Warp-level CFG
- Value agreement analysis interleaved with the CFG production

Goal : Ability to apply the IPET method on the generated CFG

Address	Disassembly
0×38	A
0×40	SSY TARGET2;
0x48	<pre>@P0 BRA TARGET1;</pre>
0×50	; В
0×80	SYNC;
0×88	TARGET1: C
0×A0	SYNC;
0xA8	TARGET2: D

SASS Example





SASS Example



SASS Example

Address	Disassembly						
0x38		A					
0×40	SSY TARGET	2;		Ρ	С	Thread Mask	Туре
0×48	@P0 BRA TARGET	1;		Α			
0×50	;	В	Current	0x	48	1110 0000	NIL
0×80	SYNC;						
0×88	TARGET1:	С			I		
				В			
0xA0	SYNC;	_		0x	50	0001 1111	NIL
0×A8	TARGET2:	C		0x/	A8	1111 1111	SSY
			•				

SASS Example

Address	Disassembly					
0x38		A				
0×40	SSY TARC	GET2;		PC	Thread Mask	Туре
0x48	@P0 BRA TARC	GET1;		С		
0×50	;	В	Current	0x88	1110 0000	NIL
0×80	SYNC;					
0×88	TARGET1:	С				
0×A0	SYNC;			0x50	0001 1111	NIL
0×A8	TARGET2:	D		0		0.01/
				UXA8	Thu Thu	334

SASS Example

Address	Disassembly					
0x38		A				
0×40	SSY TARC	GET2;		PC	Thread Mask	Туре
0×48	@P0 BRA TARC	GET1;		С		
0×50	;	В	Current	0xA0	0000 0000	NIL
0×80	SYNC;					
0×88	TARGET1:	С				
0×A0	SYNC;			0x50	0001 1111	NIL
0xA8	TARGET2:	D				0.01/
				0xA8	1111 1111	SSY

SASS Example



SASS Example



SASS Example



SASS Example

Processing all the possible concrete thread masks would be too costly. Solution:

- Consider abstract thread groups
- Only register the relations between these groups



SASS Example

Abstract activation stack state

Address	Disassembly		
0x38		A	
0×40	SSY TARGE	Γ2;	
0×48	@P0 BRA TARGE	T1;	
0×50	;	В	
0×80	SYNC;		
0×88	TARGET1:	С	
0×A0	SYNC;		
0×A8	TARGET2:	D	



SASS Example

. . .

Abstract activation stack state





SASS Example

Abstract activation stack states



Union operation on abstract stack states

Address	ress Disassembly		
0x38)x38		
0×40	SSY TARG	ET2;	
0x48	@P0 BRA TARG	ET1;	
0×50	;	В	
0×80	SYNC;		
0×88	TARGET1:	С	
0×A0	SYNC;		
0×A8	TARGET2:	D	

SASS Example



Abstract activation stack state



SYNC effect on abstract activation stack

Address	Disassembly		
0x38		A	
0×40	SSY TARG	ET2;	
0x48	@P0 BRA TARG	ET1;	
0×50	;	В	
0×80	SYNC;		
0×88	TARGET1:	С	
0xA0	SYNC;		
0×A8	TARGET2:	D	



SASS Example

. . .

Abstract activation stack state

Address	Disassembly		
0x38		A	
0×40	SSY TAR	GET2;	
0x48	@P0 BRA TAR	GET1;	
0×50	;	В	
0×80	SYNC;		
0×88	TARGET1:	С	
0×A0	SYNC;		
0×A8	TARGET2:	D	



SASS Example

Abstract activation stack state

0x40\ SSY TARGET2; A *0x48*\ @P0 BRA TARGET1;





0xA8\ TARGET2 : D ...

Kernel's basic blocks

L. Jeanmougin et al. (IRIT)



Explored abstract stack state





CFG state



Explored abstract stack state

We want to obtain a more precise CFG:

- All threads have their own registers
- Some registers depend on identical data
- Knowing the relation between threads predicates would help

Abstract value agreement

Address Disassembly

0x48 @P0 BRA TARGET1;

Refine the analysis by:

- Keeping track of the thread groups agreement
- Agreement on all registers including predicates



Abstract activation stack states

Can we know if all threads agree on P0 ?

Abstract value agreement

Address Disassembly 0x48 @P0 BRA TARGET1;

Refine the analysis by:

- Keeping track of the thread groups agreement
- Agreement on all registers including predicates



Abstract activation stack states

All threads agreed on the values of the registers used to calculate P0

INFEASIBLE



CFG without infeasible divergence

- Corresponds to the CFG of a thread in isolation
- More precise control flow of a warp

Evaluation of the analysis method was made on kernels extracted from the GPU Benchmark "Rodinia"

- 37 out of 57 kernels have been tested
 - Activation stack behavior might be different for calls
- For each tested kernel a CFG was successfully generated
- An ILP system following the IPET method was performed on each produced CFG
- Without value agreement half of the kernels' WCET are severely degraded (estimation x10 or more)

- Improve the analysis by supporting calls
- Adapt classic analyses to our framework (e.g. loop bound analysis)
- Strengthen our knowledge on GPU micro-architecture to derive precise duration for the CFG's blocks
- Find benchmarks with more divergence