

Isolation-Aware Timing Analysis and Design Space Exploration for Predictable and Composable Many-Core Systems

Behnaz Pourmohseni, Fedor Smirnov, Stefan Wildermann, and Jürgen Teich Friedrich-Alexander University Erlangen-Nürnberg (FAU) July 11, 2019



Many-Core Systems: Overview





Hybrid Application Mapping

- ightarrow for real-time applications
 - off-line timing verification
 - composable systems
 - inter-application isolation
 - spatial isolation
 - temporal isolation
 - TDM
 - WRR
 - ...
 - customized timing analysis









Inter-Application Isolation Schemes





Isolation-Aware DSE: Contribution

- isolation-scheme exploration
- isolation-aware timing analysis





Isolation-Aware Exploration





Worst-Case Timing Analysis

- task model
 - periodic, preemptive
- resource arbitration/scheduling
 - predictable & composable
 - time-triggered time slicing
 - work conserving
- timing analysis
 - response time (tasks)
 - traversal time (messages)

• isolation awareness

- arbitration tuple (S, W, P)
 - per requestor ⊳ resource
 - depends on optimizer's decisions





Arbitration Tuple (S, W, P)





Arbitration Tuple (S, W, P)

- task ▷ core
- core ⊳ bus
- NA (TX/RX) ▷ bus
- Message ▷ NA (TX)
- Message ▷ NoC
- Message ▷ NA (RX)





Response-Time Analysis

WCET memory delay bus delay preemption delay
WCRT(t, c, q, b) = WCET(t, c) + MD(t) \cdot ST(q, b) +
$$\binom{bus(t, c, q, b)}{p^{bus}(t, c, q, b)} + \binom{p^{core}(t, c, q, b)}{p^{bus}(t, c, q, b)}$$

 $l^{bus}(t, c, q, b) = \min \left\{ MD(t), \left[\frac{WCET(t, c) + MD(t) \cdot ST(q, b)}{S_b} \right] \right\} \cdot (P_b^c - W_b^c \cdot S_b)$
 $l^{pore}(t, c, q, b) = \left[\frac{WCET(t, c) + MD(t) \cdot ST(q) + l^{bus}(t, c, q, b)}{W_c^t \cdot S_c} \right] \cdot (P_c^t - W_c^t \cdot S_c)$
 $task \triangleright core (S_c, W_c^t, P_c^t)$ core \triangleright bus (S_b, W_b^c, P_b^c)



Traversal-Time Analysis

TX delay NoC delay RX delay
WCTT
$$(m, tx, q, b, \rho, rx, \hat{q}, \hat{b}) = D^{tx}(m, tx, q, b) + D^{noc}(m, \rho) + D^{rx}(m, rx, \hat{q}, \hat{b})$$

$$D^{tx}(m, tx, q, b) = MD(m) \cdot ST(q, b)$$

+
$$\left[\left[\mathsf{MD}(m) \cdot \left[\frac{S_b}{\mathsf{ST}(q, b)} \right]^{-1} \right] \cdot \frac{1}{W_b^{tx}} \right] \cdot \left(P_b^{tx} - W_b^{tx} \cdot S_b \right) \right] + \left[\left[\left[\mathsf{MD}(m) \cdot \left[\frac{S_b}{\mathsf{ST}(q, b)} \right]^{-1} \right] \cdot \frac{1}{W_b^{tx}} \right] \cdot \frac{1}{W_b^{tx}} \right] \cdot \left(P_{tx}^m - W_{tx}^m \cdot S_{tx} \right) \right] + \left[\left[\left[\mathsf{MD}(m) \cdot \left[\frac{S_b}{\mathsf{ST}(q, b)} \right]^{-1} \right] \right] \cdot \frac{1}{W_b^{tx}} \right] \cdot \frac{1}{W_{tx}^m} \right] \cdot \left(P_{tx}^m - W_{tx}^m \cdot S_{tx} \right) \right] + \left[\left[\left[\mathsf{MD}(m) \cdot \left[\frac{S_b}{\mathsf{ST}(q, b)} \right]^{-1} \right] \right] \cdot \frac{1}{W_b^{tx}} \right] \cdot \frac{1}{W_b^{tx}} \right] \cdot \left(P_{tx}^m - W_{tx}^m \cdot S_{tx} \right) \right] \right] \cdot \frac{1}{W_b^m} \left[\mathsf{MD}(m) \cdot \left[\frac{S_b}{\mathsf{ST}(q, b)} \right]^{-1} \right] \cdot \frac{1}{W_b^m} \left[\mathsf{MD}(m) \cdot \left[\frac{S_b}{\mathsf{ST}(q, b)} \right]^{-1} \right] \cdot \frac{1}{W_b^m} \left[\mathsf{MD}(m) \cdot \left[\frac{S_b}{\mathsf{ST}(q, b)} \right]^{-1} \right] \right] \cdot \frac{1}{W_b^m} \left[\mathsf{ST}(q, b) \right] \cdot \frac{1}{W_b^m} \left[\mathsf{MD}(m) \cdot \left[\frac{S_b}{\mathsf{ST}(q, b)} \right]^{-1} \right] \cdot \frac{1}{W_b^m} \left[\mathsf{ST}(q, b) \right] \cdot \frac{1}{W_b^m} \left[\mathsf$$

$$D^{\text{noc}}(m,\rho) = (f_m - 1 + |\rho| \cdot D^{\text{router}}) \cdot \tau^{\text{noc}} + \left(\left\lceil \frac{f_m}{W_{\rho}^m} \right\rceil - 1 + |\rho| \right) \cdot \left(\mathcal{P}_{\rho}^m - W_{\rho}^m \cdot \tau^{\text{noc}} \right)$$

message ▷ NA (TX) $(S_{tx}, W_{tx}^m, P_{tx}^m)$ NA (TX) ⊳ bus $(S_b, W_b^{tx}, P_b^{tx})$ memory NA $\begin{array}{l} \text{message} \triangleright \text{NoC} \\ (\tau^{\text{noc}}, W_{\rho}^{m}, P_{\rho}^{m}) \end{array}$ m memory NA

> message \triangleright NA (RX) $(S_{rx}, W_{rx}^m, P_{rx}^m)$

> > NA (RX) \triangleright bus ($S_{\hat{b}}, W_{\hat{b}}^{\prime x}, P_{\hat{b}}^{\prime x}$)



Experimental Results



Experimental Setup

platform architectures

- 4×4: 64 cores
- 5×5: 100 cores
- 6×6: 144 cores

applications

- networking (7 tasks)
- consumer (11 tasks)
- telecom. (14 tasks)
- automotive (18 tasks)

design objectives

- worst-case latency
- resource usage
- energy consumption

compared approaches

- tile reservation (TR)
- core reservation (CR)
- core sharing (CS)
- isolation aware (Proposed)



Results: Solution Distribution





Results: Optimization Performance



mapping quality $\uparrow \Rightarrow \varepsilon$ -dominance \downarrow



Results: Optimization Performance (cont'd)



quality improvement \rightarrow 26% on average, up to 67%



Conclusion

- inter-application isolation schemes in combination
 - extends the solution space
 - enables solutions of higher quality
- isolation-aware application mapping realized through
 - isolation-aware DSE
 - isolation-aware timing analysis



CRC/Transregio 89 Invasive Computing