


Isolation-Aware Timing Analysis and Design Space Exploration for Predictable and Composable Many-Core Systems

Behnaz Pourmohseni, Fedor Smirnov, Stefan Wildermann, and Jürgen Teich
Friedrich-Alexander University Erlangen-Nürnberg (FAU)
July 11, 2019

Many-Core Systems: Overview




Hybrid Application Mapping


→ for real-time applications

- off-line timing verification
- composable systems
- *inter-application isolation*
 - spatial isolation
 - temporal isolation
 - TDM
 - WRR
 - ...
- *customized timing analysis*



characterization (off-line)




management (on-line)




Inter-Application Isolation Schemes




(1) tile reservation



(2) core reservation





(3) core sharing




- allocated (required)
- allocated (not required)
- not allocated

Inter-Application Isolation Schemes




Isolation-Aware DSE: Contribution

- isolation-scheme exploration
- isolation-aware timing analysis




Isolation-Aware Exploration






Worst-Case Timing Analysis

- task model
 - periodic, preemptive
- resource arbitration/scheduling
 - predictable & composable
 - time-triggered time slicing
 - work conserving
- timing analysis
 - response time (tasks)
 - traversal time (messages)
- **isolation awareness**
 - *arbitration tuple* (S, W, P)
 - per requestor \triangleright resource
 - depends on optimizer's decisions




Arbitration Tuple (S, W, P)



Arbitration Tuple (S, W, P)

- task \triangleright core
- core \triangleright bus
- NA (TX/RX) \triangleright bus
- Message \triangleright NA (TX)
- Message \triangleright NoC
- Message \triangleright NA (RX)




Response-Time Analysis

$$WCRT(t, c, q, b) = \overset{\text{WCET}}{WCET(t, c)} + \overset{\text{memory delay}}{MD(t) \cdot ST(q, b)} + \overset{\text{bus delay}}{I^{bus}(t, c, q, b)} + \overset{\text{preemption delay}}{I^{core}(t, c, q, b)}$$

$$I^{bus}(t, c, q, b) = \min \left\{ MD(t), \left\lceil \frac{WCET(t, c) + MD(t) \cdot ST(q, b)}{S_b} \right\rceil \right\} \cdot (P_b^c - W_b^c \cdot S_b)$$

$$I^{core}(t, c, q, b) = \left\lceil \frac{WCET(t, c) + MD(t) \cdot ST(q) + I^{bus}(t, c, q, b)}{W_c^t \cdot S_c} \right\rceil \cdot (P_c^t - W_c^t \cdot S_c)$$




Traversal-Time Analysis

$$WCTT(m, tx, q, b, \rho, rx, \hat{q}, \hat{b}) = \underbrace{D^{tx}(m, tx, q, b)}_{\text{TX delay}} + \underbrace{D^{noc}(m, \rho)}_{\text{NoC delay}} + \underbrace{D^{rx}(m, rx, \hat{q}, \hat{b})}_{\text{RX delay}}$$

$$D^{tx}(m, tx, q, b) = MD(m) \cdot ST(q, b) + \left[\left[MD(m) \cdot \left[\frac{S_b}{ST(q, b)} \right]^{-1} \right] \cdot \frac{1}{W_b^{tx}} \right] \cdot (P_b^{tx} - W_b^{tx} \cdot S_b) + \left[\left[\left[MD(m) \cdot \left[\frac{S_b}{ST(q, b)} \right]^{-1} \right] \cdot \frac{1}{W_b^{tx}} \right] \cdot \frac{1}{W_{tx}^m} \right] \cdot (P_{tx}^m - W_{tx}^m \cdot S_{tx})$$

$$D^{noc}(m, \rho) = (f_m - 1 + |\rho| \cdot D^{\text{router}}) \cdot \tau^{\text{noc}} + \left(\left[\frac{f_m}{W_\rho^m} \right] - 1 + |\rho| \right) \cdot (P_\rho^m - W_\rho^m \cdot \tau^{\text{noc}})$$



Experimental Results

Experimental Setup

platform architectures

- 4×4 : 64 cores
- 5×5 : 100 cores
- 6×6 : 144 cores

applications

- networking (7 tasks)
- consumer (11 tasks)
- telecom. (14 tasks)
- automotive (18 tasks)


design objectives

- worst-case latency
- resource usage
- energy consumption


compared approaches

- tile reservation (TR)
- core reservation (CR)
- core sharing (CS)
- isolation aware (Proposed)

Results: Solution Distribution







Results: Optimization Performance



mapping quality $\uparrow \Rightarrow \epsilon$ -dominance \downarrow


Results: Optimization Performance (cont'd)



quality improvement \rightarrow **26%** on average, up to **67%**

Conclusion

- inter-application isolation schemes *in combination*
 - extends the solution space
 - enables solutions of higher quality
- isolation-aware application mapping realized through
 - isolation-aware DSE
 - isolation-aware timing analysis



CRC/Transregio 89
 Invasive Computing