www.bsc.es

Barcelona Supercomputing Center Centro Nacional de Supercomputación

# Generating and Exploiting Deep Learning Variants to Increase Heterogeneous Resource Utilization in the NVIDIA Xavier

Roger Pujol<sup>†¶</sup>, <u>Hamid Tabani</u><sup>†</sup>, Leonidas Kosmidis<sup>†</sup>, <u>Enrico Mezzetti</u><sup>†</sup>, Jaume Abella<sup>†</sup>, Francisco J. Cazorla<sup>†</sup>



Barcelona Supercomputing Center Centro Nacional de Supercomputación

BSC



31st Euromicro Conference on Real-Time Systems (ECRTS'19) July 12, 2019

# **Deep-Learning (DL)** based algorithms

- Heavily used in critical systems in areas like robotics & autonomous driving (AD)
  - Vision (object detection and tracking)
  - Trajectory Prediction

https://www.rdmag.com/article/2018/01/rise-autonomousvehicles-planning-deployment-not-just-development

- Benefits
  - Higher-accuracy than traditional algorithms
  - Some problems only solvable with DL approaches
- Challenges
  - Unprecedented performance demands in critical systems
  - Tens of tera operations per second!



#### Barcelona Supercomputing Center

tro Nacional de Supercomputación

#### **GPUs**

#### GPUs are at the forefront of the computing solutions for DL

They are already under evaluation by OEMs/TIER1

#### Modern GPUs

- Offer a powerful set of accelerating computing elements (CEs)
- Offer massive and flexible computation capacity

#### • NVIDIA AGX Xavier SoC

- CPU
- GPU Regular cores (GPUrc)
- GPU Tensor Cores (GPUtc)
- NVIDIAL Deep-Learning Accelerator (NVDLA)



Barcelona Supercomputing Center Centro Nacional de Supercomputación



## **Modern GPU – Modern DL Libraries Mismatch**

- Modern SoC offer a variety of CEs
  - CPUs, GPUrc, GPUtc, ...
- DL libraries
  - Used in many modules  $\rightarrow$  several instances run in parallel
  - Mostly exploit a single CE (GPUrc)
- Huge loss of performance capacity and flexibility!
- Our view
  - The **ability** to run DL-based variants, each using different CEs ...
  - Improves timing and throughput
  - Pays off the extra effort required to implement those different variants

#### Our work

- Analysis
  - Active DNN instances during execution of Apollo AD software

#### Develop DNN Variants

- Running DNN variants on different CEs of NVIDIA Xavier (CPU, GPU, DLA)

## Timing Characterization

- In-depth analysis of the different variants of DL libraries

## Scheduling multiple DNN instances

Modelling a multicore cyclic executive scheduler as a LP problem





- Motivation
- Background: Apollo and Xavier
- Analysis on the number of active DNN instances
- Timing Characterization
- Scheduling multiple DNN instances
- Conclusion





Barcelona Supercomputing Center Centro Nacional de Supercomputación

## Introduction to the Apollo AD framework

## Apollo \1

#### One of the most sophisticated open-source projects implementing an entire AD software stack





**M0. Speech recognizer** processes the voice-based commands and transmit them to the control unit

**M1.** Perception identifies the surrounding area around the autonomous car

- M1.d The detection submodule is in charge of detecting obstacles and objects from different sensors
- M1.f fusion takes the results of all detected objects from different sensors and combines them by a sensor fusion algorithm
- M1.t Tracker follows the detected objects and matches them with the previously detected objects
- M2. The Planning plans the spatio-temporal trajectory for the vehicle to take

## Apollo \2

#### One of the most sophisticated open-source projects implementing an entire AD software stack





- **M3. Localization** leverages information received from different input sensors to estimate vehicle position
- **M4. The Map** provides ad-hoc structured information regarding the roads
- **M5. Prediction** anticipates the future motion trajectories of perceived obstacles/objects
- M6. Control generates control commands such as accelerating/braking and steering
- M7. CAN Bus passes all the control commands to the vehicle hardware

#### **CEs in the Jetson Xavier**

#### **1.** CPU cores

- 8x Carmel ARMv8.2 processors
- 4 clusters, each with 2 cores
- 2. GPU regular cores
  - 512 regular cores, 8 SMs
  - Volta Architecture

#### **3.** GPU tensor cores

- 64 Tensor cores, 8 cores per SM
- To accelerate large matrix operations
- 4. NVDLA
  - NVIDIA Deep Learning Accelerators
  - Specialized for deep learning acceleration





Barcelona Supercomputing Center Centro Nacional de Supercomputación

## Analysis on the number of active DNN instances

## **DNN/RNN** active instances

We used real traces from an AD car running Apollo

#### Observations:

- DNN/RNN have different durations and periods
- In Apollo, up to 7 DNN/RNN instances are run concurrently
  - Small DNNs, such as the speech DNN, has small duration and short periods
  - Other DNN/RNNs have longer durations and longer periods



## **DNN/RNN** active instances: Projection

#### • More input sensors

- Increase in the number of sensors toward fully AD (level 5)
- Today, AD cars employ several heterogenous sensors

#### More sophisticated algorithms

- To increase the accuracy, larger and more complex DNNs/RNNs are designed
- DNNs are using more and more layers to improve the accuracy

#### More functionalities

- In-cabin features such as gesture control, driver-monitoring systems, etc.

#### Conclusion

 All the aforementioned items will be translated into <u>more computation power</u> and <u>more</u> <u>deep learning instances</u>





Barcelona Supercomputing Center Centro Nacional de Supercomputación

#### Generating DNN Variants

## **Specialized per-CE Libraries**

- We used optimized libraries to implement the software for each particular CE.
- **1.** CPU
  - We used OpenMP for all the functions running on the CPU cores

# 2. GPU Regular Cores

- The baseline GPU implementation uses regular cores to run the kernels

## **3.** GPU Tensor Cores

- We have adapted the GPU code to exploit tensor cores

## 4. NVDLA



#### **Example: GPU Tensor Core Implementation**

- Set the Math mode
- Some preconditions
  - Multiples of 4



```
void GTCSgemmNN(int M, int N, int K, float ALPHA, float const *A,
int lda, float const *B, int ldb, float BETA, float *C, int ldc)
    static int init[16] = {0}; // Vector for initialized handles
    static cublasHandle t handle[16]; // Vector of actual handles
    int i;
    cudaGetDevice(&i);
                                    // Get current device
    if(!init[i]) {
                                    // If not initialized
       cublasCreate(&handle[i]); // Creates the handle
       init[i] = 1;
    // Set math mode to enable Tensor cores
   cublasSetMathMode(handle[i], CUBLAS TENSOR OP MATH);
    cudaError t status = cublasSgemm(handle[i],
           CUBLAS OP N, CUBLAS OP N, // Select the non-transpose matrices
                                      // Sizes of the matrices
           N, M, K,
           & ALPHA,
           B, ldb,
                                    // B and it's leading size
                                    // A and it's leading size
           A, lda,
           &BETA,
                                // C and it's leading size
           C, ldc);
    if (status != cudaSuccess) // Check if there is any error
        printf("CUDA Error: %s\n",cudaGetErrorString(status));
```



**Barcelona** Supercomputing Center Centro Nacional de Supercomputación

#### Timing Characterization

#### **The Experiments**

- Exec time for each DNN/RNN variant for different CEs
  - CPU Cores (2, 4, 6 cores), GPU RC (4, 8 SMs), GPU TC (4, 8 SMs), NVDLA (1,2)
  - 2 cores are always reserved for managing OS tasks and GPU/NVDLA tasks

$\operatorname{CPU}$	$\operatorname{GPU}$				NVDLA			
Cluster Cluster	SM	SM	SM	SM	Instance 1	$\mathbf{CPU}$	$\mathbf{GPU}$	NVDLA
Core0 Core0	Tensor core	Tensor core	Tensor core	Tensor core		1 cluster	$4 \mathrm{~SMs}$	1 instance
Core1 Core1	Reg. core	Reg. core	Reg. core	Reg. core		2 clusters	$8 \mathrm{~SMs}$	2 instances
Cluster Cluster	SM	SM	SM	SM	Instance 2	3 clusters		
Core0 Core0	Tensor core	Tensor core	Tensor core	Tensor core				
Core1 Core1	Reg. core	Reg. core	Reg. core	Reg. core				



18

 Performance improves by increasing the number of CPU cores



Barcelona Supercomputing Center Centro Nacional de Supercomputación

- Performance improves by increasing the number of CPU cores
- Tensor cores are <u>NOT</u> always providing better performance





- Performance improves by increasing the number of CPU cores
- Tensor cores are <u>NOT</u> always providing better performance
- NVDLA provides the best performance for these Apollo modules





 NVDLA provides worse performance in comparison to GPU for small modules such as Speech (due to initialization overhead)







Barcelona Supercomputing Center Centro Nacional de Supercomputación

## Scheduling multiple DNN instances

## **Exploiting Diversity to Increase Schedulability**

- Platforms supporting diverse CE configurations
  - Applications timing behaviour largely varies on CE they are mapped to
  - Overall mapping strategy is fundamental for schedulability

#### Multiple DNN instances supporting AD functions in Apollo

- Instances can be modelled as (relatively independent) recurrent applications
  - Frame rate depending on the frequency at which inputs need to be elaborated
- Periodic task set to be scheduled on a set of *unrelated* processors
  - System supporting k CE configurations  $CE := \{ce_1, \dots, ce_k\}$
  - $\tau_i \coloneqq (p_i, d_i = p_i, C_i)$



# Modeling Schedulability of Multiple RNN/DNN with LP

- Cyclic-executive static scheduling
  - Still a preferred solution in several embedded real-time domains
  - DNN/RNN modelled as a set of recurrent activities
  - Mapping strategy that allows all DNNs to complete within their frame
- Linear Programming model
  - 0/1 optimization (minimization) problem for the total system utilization
  - Failing to find a solution means the taskset is not schedulable
  - Other optimization criteria may be enforced (with weights)



#### **LP** Formulation

• Instantiation to the Xavier SoC

 $\mathcal{C}\mathcal{E}_{Xavier} \coloneqq \{CPU, GPU^{RC}, GPU^{RC-comb}, GPU^{TC}, GPU^{TC-comb}, GPU^{RC+TC}, NVDLA, NVDLA^{comb}\}$ 

- Boolean decision variables
  - $|\Gamma| \times |\mathcal{CE}| \quad B[\tau_i \in \Gamma][ce_j \in \mathcal{CE}]$  representing whether  $\tau_i$  is mapped to  $ce_j$
- Objective function

- min 
$$\sum_{\tau_i \in \Gamma, ce_j \in C\mathcal{E}} B[\tau_i][ce_j] \times U[\tau_i][ce_j]$$

#### Constraints

- $|\Gamma|$  constraints to ensure tasks are only mapped to one *ce*
- |Γ| constraints to ensure tasks will meet their deadlines
- |*CE*| constraints to avoid >100% utilization on each *ce*
- Constraints also handle inter-correlations between ces
  - Number of constraints depends on supported TLP



# **Experimental objectives and setup**

- Show diverse DNN/RNN implementations allow flexible use of CE
  - Confirm how this can be leveraged to sustain the schedulability of systems otherwise not schedulable
    - Evaluate increase in ratio of schedulable tasksets
- Scenario-based evaluation supporting different and flexible use of CE
  - $\langle NVDLA | GPU^{TC} | GPU^{RC} | CPU \rangle, \langle GPU^{TC} | GPU^{RC} | CPU \rangle, \langle GPU^{RC} | CPU \rangle$
- Synthetic task sets generation
  - For each CE scenario we generated 16,000 synthetic task sets under different overall utilization thresholds
    - Generated by randomly selecting several instances of the diverse DNN/RNN types
    - Utilizations derived from the RNN/DNN timing characterization



# Improved Schedulability with Diverse DNN Variants

(NVDLA|GPU<sup>TC</sup>|GPU<sup>RC</sup>|CPU)



- Flexible NVDLA provides better performance
  - Using 2 NVDLA instances as a cluster does not exploit full parallelism
- Enabling GPU largely improves over NVDLA alone
  - DNN/RNNs can be successfully offloaded onto GPU
  - Some DNN are not taking benefit of NVDLA

Barcelona Supercomputing

Centro Nacional de Supercomputación

Center

BSC

• Averaging number of instances in between 12 and 49





- Flexible Tensor Cores improves significantly
  - Using 8 SMs provides small relative improvement over using just 4
- GPU Regular cores can still improve over Tensor
  - Tensor cores are over-specialized
  - Sometimes counter-productive
- CPUs bring relatively marginal improvement
- Averaging number of instances in between 10 and 14



**Barcelona** Supercomputing Center Centro Nacional de Supercomputación

#### Conclusions

#### Conclusions

- AD system requires multiple DNN/RNN instances
  - Supported by powerful accelerating CE in modern platforms
- CEs can be exploited to meet performance requirements
  - DNN/RNN need to be tailored to run on multiple CEs
  - Flexible use of CEs allows to successfully support the execution of more instances
- Supporting different DNN/RNN variants is an enabler for exploiting the diversity of modern accelerators
- In this work
  - Focused on Jetson AGX Xavier as representative AD platform
  - Implemented different variants of the Apollo DNN/RNN to execute on multiple CE
  - Implemented a LP model of a static scheduler to show how tailoring AD functions to different CEs allows to successfully sustain otherwise non-schedulable workloads



#### Acknowledgements

 This work has been partially supported by the Spanish Ministry of Economy and Competitiveness (MINECO) under grant TIN2015-65316-P, the European Research Council (ERC) under the European Union's Horizon 2020 research and innovation programme (grant agreement No. 772773), and the HiPEAC Network of Excellence. MINECO partially supported Jaume Abella under Ramon y Cajal postdoctoral fellowship (RYC-2013-14717), Enrico Mezzetti under Juan de la Cierva-Incorporación postdoctoral fellowship (IJCI-2016-27396), and Leonidas Kosmidis under Juan de la Cierva-Formación postdoctoral fellowship (FJCI-2017-34095).







www.bsc.es

Barcelona Supercomputing Center Centro Nacional de Supercomputación

# Generating and Exploiting Deep Learning Variants to Increase Heterogeneous Resource Utilization in the NVIDIA Xavier

Roger Pujol<sup>†¶</sup>, <u>Hamid Tabani</u><sup>†</sup>, Leonidas Kosmidis<sup>†</sup>, <u>Enrico Mezzetti</u><sup>†</sup>, Jaume Abella<sup>†</sup>, Francisco J. Cazorla<sup>†</sup>



Barcelona Supercomputing Center Centro Nacional de Supercomputación

BSC



31st Euromicro Conference on Real-Time Systems (ECRTS'19) July 12, 2019