A Bandwidth Reservation Mechanism for AXI-Based Hardware Accelerators on FPGAs

Marco Pagani, Enrico Rossi, Alessandro Biondi, Mauro Marinoni, Giuseppe Lipari, Giorgio Buttazzo

Scuola Superiore Sant'Anna, Pisa, Italy Université de Lille, Lille, France





Background

Background

- Heterogeneous platforms are popular to meet computational requirements while overcoming scaling and energy issues.
- System-on-a-chip (SoC) platforms including an FPGA are extensible systems:
 - Allow offloading computational activities from CPUs to HW accelerators deployed on the FPGA fabric.



DMA / bus mastering accelerators

- This work considers HW accelerators performing the same computational activity (e.g. processing a frame) at each run. Hence, they are referred to as HW-tasks.
- High-performance HW accelerators implement bus mastering / DMA to directly access data in the system memory;



Why FPGA-based acceleration for real-time systems?

- Very predictable clock-level behavior;
- Possibility to explicitly control the behaviour of the accelerators;
- High-performance on SIMD / Dataflow operations;
- Can be **swapped** at **run-time** using partial reconfiguration.
- Developing HW accelerators for FPGAs requires specific knowledge that is typically not part of the background of SW programmers.
 - Even modern tools like high-level synthesis are not so straightforward to use.
- Less libraries and SW stacks are available with respect to other platforms (e.g., GPUs).





Pros

BUS contention problem

- To support **multiple HW-tasks**, an **AXI Interconnect** is required for arbitrating transactions **arbitration**.
 - FPGA to *Processing System* (PS) AXI ports provide a direct path to reach the DRAM memory controller.



BUS contention problem

- To support **multiple HW-tasks**, an **AXI Interconnect** is required for arbitrating transactions **arbitration**.
 - FPGA to *Processing System* (PS) AXI ports provide a direct path to reach the DRAM memory controller.
- To enable a **sound timing analysis** of **HW-tasks** on FPGA, it is crucial to pay attention at how **bus transaction** are managed.



BUS contention problem

- Stock Interconnects implement Round Robin arbitration.
 - Designed for throughput.
 - **Difficult** to **explicitly control** the **response times** of **HW-Tasks** (e.g., priority-based arbitration is deprecated in Xilinx platforms).
 - No protection form misbehaving HW-tasks.



Other issues with HW-tasks: heterogeneous sources

- In practice, HW-tasks may come from different sources:
 - Some **HW-Tasks** may be designed with **HLS**
 - Implicit configuration of bus transactions;
 - Some others may be **closed-source** (no access to HDL code).
- Even if we assume that no HW-tasks can misbehave, it may be difficult to control the bus bandwidth demanded by each HW-Task at integration time.



Other issues with HW-tasks: address space protection

- Due to the AXI master interface, HW-Tasks may access the whole physical memory without any restriction (including OS kernel mem).
- This poses serious threats to system safety.



Other issues with HW-tasks: address space protection

- Due to the AXI master interface, HW-Tasks may access the whole physical memory without any restriction (including OS kernel mem).
- This poses serious threats to system safety.
 - What if a **faulty/bugged HW-Task** skews OS/proc mem?
 - A malicious HW-Task could be purposely designed to do so!
 - A protection/containerization mechanism could be useful.



The AXI Budgeting Unit (ABU)

Contribution of this work: the AXI Budgeting Unit (ABU)

- The **ABU restores** the system **predictability** by regulating the **BUS** bandwidth **contention**.
 - Provides a BUS bandwidth reservation mechanism for HW-tasks on FPGA;
 - Supervises BUS transactions for accesses control.
 - Ensures temporal and spatial isolation for HW-tasks.



The ABU is a supervision mechanism for HW-tasks

- Provides a **confined environment** allowing for a **safe integration** of first- and third-party **HW-Tasks**.
 - Allows to explicitly control the bus bandwidth reserved to each HW-Task;
 - Shields the system from possible misbehaving HW-Tasks.



How does it work? Internals

- The **ABU monitors** all **AXI channels** (in parallel):
 - Checks and compares the address of transactions;
 - Senses and counts transactions;
- AXI channels are routed through decoupler blocks that can stop the HW-task from issuing transactions.



How does it work? Temporal isolation

- Each **ABU** has a **budget** b_i
 - Each transaction passing on the AXI link consumes a budget unit.
 - The **budget** is **periodically replenished** to the maximum value B_i every *P* clock cycles.
- When the budget reaches zero, the HW-Task is interdicted from issuing transactions (disconnecting the handshake signals valid/ready).



How does it work? Spatial isolation

- Each **ABU** allows specifying up to 8 address segments.
 - Each **segment** is defined by a **base** address and a **size**;
 - The **ABU** monitors the transactions issued by the **HW-Task**.
- If the HW-Task issues a transaction outside of the 8 segments, the ABU blocks the HW-Task and notifies the processor (interrupt).



Overheads and Resource consumption

- The **ABU** does **not** introduce any additional **latency**.
 - Temporal **overhead free** (no additional delay).

Overheads and Resource consumption

- The **ABU** does **not** introduce any additional **latency**.
 - Temporal overhead free (no additional delay).
- Key observation: the budget **replenishment period** can be **arbitrarily small** (a few clock cycles) **without particular penalties**
 - Differently from software reservation servers!

Overheads and Resource consumption

- The **ABU** does **not** introduce any additional **latency**.
 - Temporal **overhead free** (no additional delay).
- Key observation: the budget **replenishment period** can be **arbitrarily small** (a few clock cycles) **without particular penalties**
 - Differently from software reservation servers!
- Low FPGA resource consumption.
 - Described in VHDL: **ABUs** can be integrated into any design.

| Resource type | 4 ABUs consumption |
|---------------|-------------------------------|
| LUT | 2023 / 53200 (3.80 %) |
| FF | 2045 / 106400 (1.92 %) |
| DSP | 0 / 140 (0 %) |
| BRAM | 0 / 220 (0 %) |

Resource for four ABUs consumption on the Zynq-7020.

Bandwidth-driven analysis

FPGA dataflow accelerators

Real-world HW-tasks are very different from software tasks!

- Hardware activities implemented using programmable logic;
- Internal control logic is typically based on state machines;
- Clock-level regular and predictable patterns of BUS transactions.



Execution trace of a **FIR** and **Sobel HW-tasks** on the Zynq-7020 (Screenshot from Xilinx Vivado 2017.4)

Bandwidth-driven analysis

Analyzing the BUS contention experienced by HW-tasks is simpler than analyzing the memory contention experienced by SW-tasks on multicores

- HW-Tasks can be treated as parallel computational activities that fluidly contend the bandwidth supplied by the AXI BUS.
- **AXI sink modules** on FPGAs typically return **transactions in order**.
 - On many SoC FPGA platforms each port of the FPGA-PS interface return AXI transactions in order;
 - On-fabric **AXI BRAMs** memories return transactions in order.



Model of an AXI system

- A set of *n* periodic **HW-Tasks** $\Gamma = {\tau_1, \ldots, \tau_n}.$
 - \circ τ_i is characterized by: a bandwidth demand D_i ;
 - A number of per-job transactions N_i ;
 - and a period T_i ;
- A set of *n* **ABUs** $A = \{A_1, ..., A_n\};$
 - \circ A_i is characterized by a **budget** B_i and a **period** P_i
- A slave sink *S*;
 - Characterized by a supply S (E.g., FPGA-PS ports or BRAM mem).



• The **BUS bandwidth** is "elastically" **shared** between **HW-Tasks**;

- The **BUS bandwidth** is "elastically" **shared** between **HW-Tasks**;
- An example without the **ABUs**:





- The **BUS bandwidth** is "elastically" **shared** between **HW-Tasks**;
- An example without the **ABUs**:

| | D_i/S | N_i |
|----------|---------|-------|
| $	au_1$ | 4 / 6 | 6 |
| τ_2 | 4 / 6 | 18 |
| τ_3 | 4/6 | 34 |



- The **BUS bandwidth** is "elastically" **shared** between **HW-Tasks**;
- An example without the **ABUs**:
 - When a HW-Task terminates, the spare bandwidth can be "reclaimed" by other HW-Tasks;

| | D_i/S | N_i |
|----------|---------|-------|
| $	au_1$ | 4 / 6 | 6 |
| τ_2 | 4 / 6 | 18 |
| τ_3 | 4 / 6 | 34 |



- The **BUS bandwidth** is "elastically" **shared** between **HW-Tasks**;
- An example without the **ABUs**:
 - When a HW-Task terminates, the spare bandwidth can be "reclaimed" by other HW-Tasks;
 - **HW-tasks** may be **unable** to fully utilize the bus bandwidth when they reach their maximum bandwidth demand.





Analysis issues

- A Bandwidth-driven response-time analysis for HW-tasks cannot be accomplished by leveraging classical techniques used for periodic real-time tasks;
 - Critical instant of a HW-task may not occur when it is synchronously released together with all other HW-tasks.

Analysis issues: critical instant



31

Analysis issues: critical instant



Synchronous release.

 τ_2 is **released** 2 time units **earlier**.

- The **ABUs** can be **leveraged** to improve predictability and help bounding **HW-tasks' response times**.
 - Under the assumption that $P_i \ll min \{T_i\}$, **ABUs** act as <u>fluid</u> **bandwidth regulators**.
 - e.g., 128 FPGA clock cycles (1.28 μs) vs 10 milliseconds;



- The **ABUs** can be **leveraged** to improve predictability and help bounding **HW-tasks' response times**.
 - Under the assumption that $P_i \ll min \{T_i\}$, **ABUs** act as <u>fluid</u> **bandwidth regulators**.
 - e.g., 128 FPGA clock cycles (1.28 μs) vs 10 milliseconds;
 - As the **ABUs** do not introduce extra latencies, there is no particular penalty in using a small period P_i ;
 - All **ABUs** are synchronized (same clock).



- As long as the **ABU budgets** are **guaranteed**:
 - Each **ABU** offers to the corresponding **HW-Task** τ_i a **virtual bandwidth supply** of B_i / P_i **irrespectively** of the behaviour of the other **HW-Tasks**.
 - As the **ABU periods** can be small, there's no relevant benefit in selecting heterogeneous periods, hence $P_i = P$



 Hence, the problem of analyzing a set of HW-Tasks supervised by ABUs can be decomposed in <u>two steps</u>:

 Hence, the problem of analyzing a set of HW-Tasks supervised by ABUs can be decomposed in <u>two steps</u>:



Assign to each HW-task τ_i the minimum budget B_i to complete within its deadline.

Easy, for each τ_i assign B_i such that:

$$B_i = rac{N_i \cdot P}{T_i}$$

 Hence, the problem of analyzing a set of HW-Tasks supervised by ABUs can be decomposed in <u>two steps</u>:



Assign to each HW-task τ_i the minimum budget B_i to complete within its deadline.

• Easy, for each τ_i assign B_i such that:

$$B_i = rac{N_i \cdot P}{T_i}$$



Check that system (Interconnect and Sink) can **provide** to each **HW-Task's enough bandwidth** to exhaust all **ABUs** budgets $\{B_i\}$ within the period P.

- It's necessary to perform a bandwidth-driven analysis within the scheduling window of one ABU period [0, P].
- Schedulability can be tested using an iterative procedure.

Analysis with ABUs

- The schedulability test procedure "unrolls" the execution of the HW-Tasks just within one ABU period.
 - Check if the Sink can provide to each **HW-Task's enough bandwidth** to exhaust all **ABUs** budgets { B_i } within the period P.



Experimental results

Experimental evaluation

- The **ABU** has been **experimentally evaluated** on **real platforms** such as the **Zynq-7020** (and **Zynq-7010**) using realistic workload.
 - HW-Tasks from Xilinx IP library, HLS-generated workload, etc.
- **Objectives** of the experimental evaluation:
 - 1) Show that the **ABU works** on a **real hardware**;
 - 2) Show that the proposed analysis is experimentally tight.



ZYBO board (Zynq-7010)



PYNQ board (Zynq-7020)

- Goal: test the effectiveness of the reservation mechanism.
- Setup: **four** DMA-like **HW-tasks** with **different demand** rates:



- Goal: test the effectiveness of the reservation mechanism.
- Setup: **four** DMA-like **HW-tasks** with **different demand** rates:
 - Swap one or more DMA-like HW-tasks with a more demanding version to simulate a misbehaving HW-Task.



• Effect of the **misbehaving** HW-tasks on the HW-task under analysis.



Longest-observed response time of HW-task under analysis (ms)

• Effect of the **misbehaving** HW-tasks on the HW-task under analysis.



Experimental evaluation: case study

- Goal: test the analysis using realistic HW-tasks with different budget configurations.
- Setup: one FIR (filter) HW-task, one Sobel (image filter) HW-task, and 2 DMA-like HW-tasks.



Experimental evaluation: case study

Configuration 1: more bandwidth to Sobel and FIR.



Configuration 2: more bandwidth to DMA-1 and DMA-2.



More budget configurations in the paper...

Experimental evaluation: case study

Configuration 1:

more bandwidth to **Sobel** and **FIR**. more bandwidth to DMA-1 and DMA-2. 10.17 DMA-1 DMA-1 Sobel has not a (B=64) (B=128) 10.49 strictly uniform transaction rate 8.19 DMA-2 DMA-2 (B=80) (B=144) 8.39 4.96 6.97 Sobel Sobel (B=160) (B=112) 5.46 7.8 3.81 6.85 FIR FIR (B=96) (B=176) 6.99 3.81 0 2 8 10 12 0 2 8 Δ 6 6 Response times (ms) Response time (ms) Longest observed By analysis Longest observed By analysis

Configuration 2:

More budget configurations in the paper...

Conclusions

- The **ABU** is a **hardware-based reservation mechanism** for the **AMBA AXI bus** aimed at **isolating hardware accelerators** implemented on FPGAs.
- Leveraging the ABU, a set of HW-tasks can be analyzed using the proposed response-time in the bandwidth domain.
- The ABU has been implemented and validated on the Xilinx Zynq-7020 and Zynq-7010 platforms to demonstrate its practical applicability.



Thank you for your attention

marco.pagani@sssup.it