Evaluating the Memory Subsystem of a Configurable Heterogeneous **MPSoC**








Renato Mancuso

Giovani Gracioli Rodolfo Pellizzoni


Ayoosh Bansal Rohan Tabish Marco Caccamo








Memory Read Latency




Multi Core Contention



Number of Cores

Cache Coherence



Conclusions

Latency: PS DRAM < PL Bock RAM < PL DRAM

PL DRAM Read Latency under Contention 5.3x increase

PL Block RAM Least affected by Contention, 1.8x

Coherence Effects 3.5x


Proposed architecture

Strong isolation

Hypervisor limits shared resource access

Cache Coloring to reduce LLC contention

PL BRAM as shared scratchpad



Thank You!

