



# Increasing the Predictability of Modern COTS Hardware through Cache-Aware OS-Design

11<sup>th</sup> Workshop on Operating Systems Platforms for Embedded Real-Time Applications

## **Hendrik Borghorst**

hendrik.borghorst@udo.edu https://ess.cs.tu-dortmund.de/~hb



Embedded System Software Group Computer Science 12, TU Dortmund





# Cyber-physical systems

Situation today:

- Specialized systems are widespread
- Tight time bounds critical

### Future:

• Multiple small real-time task-sets on one system preferable





# Cyber-physical systems

Situation today:

- Specialized systems are widespread
- Tight time bounds critical

### <u>Future:</u>

- Multiple small real-time task-sets on one system preferable
- Why is off-the-shelf hardware not used for such systems?





### **Random data access**







### **Random data access**







### Random data access







- DRAM<sup>1</sup>
  - Unstable access latency
- Shared buses between multiple cores
  - $\rightarrow$  Overall system response time unstable





- DRAM<sup>1</sup>
  - Unstable access latency
- Shared buses between multiple cores
  - $\rightarrow$  Overall system response time unstable

### Approach:





- DRAM<sup>1</sup>
  - Unstable access latency
- Shared buses between multiple cores
  - $\rightarrow$  Overall system response time unstable

Approach:

• Caches can reduce unpredictability





- DRAM<sup>1</sup>
  - Unstable access latency
- Shared buses between multiple cores
  - $\rightarrow$  Overall system response time unstable

Approach:

- Caches can reduce unpredictability
- Can the OS control which data stays in the cache?





- DRAM<sup>1</sup>
  - Unstable access latency
- Shared buses between multiple cores
  - $\rightarrow$  Overall system response time unstable

Approach:

- Caches can reduce unpredictability
- Can the OS control which data stays in the cache?

### No unexpected cache misses





### **OS-controlled** cache



07.07.2015





### **OS-controlled cache**







### **OS-controlled cache**





# **OS-Model: Component**



- Small components
- Mostly independent
- No external calls/data accesses (cache misses)
- All necessary data confined

















07.07.2015







07.07.2015







07.07.2015





# **Component handling**

- All data confined to one continuous data block
- Enables complete knowledge over necessary data
- Components can be prefetched in one bulk transfer
  - Bulk transfers evaluated  $\rightarrow$  stable execution times







# **Component handling**

- All data confined to one continuous data block •
- Enables complete knowledge over necessary data
- Components can be prefetched in one bulk transfer •







# **Component handling**

- All data confined to one continuous data block
- Enables complete knowledge over necessary data
- Components can be prefetched in one bulk transfer







## **OS-Transition**







## **OS-Transition**







## **OS-Transition**







# **Architecture details**

- Current approach needs HW support for
  - Cache prefetching
  - Cache locking
- Current platform: Dual-core ARM Cortex-A9 (COTS)
- Associative shared level cache
  - 16 cache ways (**64kB** each, **1MB** total)
- Cache management features:
  - Cache **prefetching** of data/code
  - Cache locking per cache way & core





# **Architecture details**

- Current approach needs HW support for
  - Cache prefetching
  - Cache locking
- Current platform: Dual-core ARM Cortex-A9 (COTS)
- Associative shared level cache
  - 16 cache ways (**64kB** each, **1MB** total)
- Cache management features:
  - Cache **prefetching** of data/code
  - Cache **locking** per cache way & core

### HW allows complete control over the cache content







Temporarily unlocked









Temporarily locked



07.07.2015





	Int-H Cach	landler ne-Manager				
Componer aligned at	nts way-	way <sub>0</sub>	way <sub>1</sub>	way <sub>2</sub> unloc	Way <sub>2</sub> Way <sub>n</sub> unlock cache way &	
size	<b>,</b>			prere	101030	
	Int-H Cach	Handler ne-Manager	Task 1			
		way <sub>0</sub>	way <sub>1</sub>	way <sub>2</sub>		wayn
Permanently locked Temporarily locked						
Τε	emporarily unlo	cked				
07.07.2015		C	© Hendrik Borghorst - TU Dortmund, Germany			

















# **Ongoing & Future Work**

- Optimize event scheduling
- Automatic adapation to HW platform
- Eliminate dead code/data prefetching
- Reduce the dependency on hardware cache management
- Compare against other RTOS



# Summary

- Modern COTS-HW unpredictable (DRAM, buses, ...)
- Caches hide DRAM-access latency
- Small structured OS proposed
- Components fit in cache
  - $\rightarrow$  Shift random DRAM-access to bulk transfer
  - $\rightarrow$  Predictable access times



# Summary

- Modern COTS-HW unpredictable (DRAM, buses, ...)
- Caches hide DRAM-access latency
- Small structured OS proposed
- Components fit in cache
  - $\rightarrow$  Shift random DRAM-access to bulk transfer
  - $\rightarrow$  Predictable access times

# **Questions?**